

# Compal Confidential

## JALA0 M/B Schematics Document

Intel Penryn Processor with Cantiga + DDRII + ICH9M

(With Ati & nVidia MXM/B)


2008-04-18

REV:1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A422
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401552	C
Date: Friday, May 16, 2008				Sheet	of 50

Compal Confidential

Model Name : JALA0  
File Name : LA-4221P



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552
				Date:	Friday, May 16, 2008
				Sheet	2 of 50

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+0.9VS	0.9V switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail	ON	OFF	OFF
+1.25VS	1.25V switched power rail	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8V	1.8V power rail for DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V	3.3V power rail for SB	ON	ON	X
+3V_LAN	3.3V power rail for LAN	ON	ON	X
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
Cardbus OZ601	AD16	0	PIRQE

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b
EEPROM(24C16/02)	1010 000X b
GPU(MXM/B)	1001 111X b

EC SM Bus2 address

Device	Address
ADT7421	1001 100X b
(LAN BCM5764M)	Reserved

ICH9M SM Bus address

Device	Address
Clock Generator (ICS9LPRS387)	1101 001Xb
DDR DIMM0	1001 000Xb
DDR DIMM1	1001 010Xb
LAN BCM5764M	Reserved
(MINI CARD_WL_Robson)	Reserved

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V


BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	1A
5	
6	
7	


BTO Option Table

BTO Item	BOM Structure
Discrete_H	PM@
UMA	GM@
UMA_H	UMAGM@
UMA_L	UMAGL@
Kinabalu_H	MAIN@
Kinabalu_L	VALUE@
RTC Batt	45@
ICH9M BASE	ICH9MB@
ICH9M ENHANCE	ICH9ME@
SB ROM(2MB)	SPI2MB@
SB ROM(4MB)	SPI4MB@



Kinabalu\_L : UMA(GL) & w/o Dock & w/o Mini card 2 & w/o iTPM




Layout Note:  
H\_THERMDA&H\_THERMDC Trace / Space = 10 / 10 mil



BSEL2	BSEL1	BSEL0	BCLK
0	0	0	266
0	1	0	200
0	1	1	166





Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2007/09/20		Deciphered Date		2008/09/20		Title					
								SCHEMATIC MB A4221					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size		Document Number		Rev			
								401552		C			
						Date:		Friday, May 16, 2008		Sheet		4 of 50	




TRACE CLOSELY CPU < 0.5'

COMP0, COMP2 layout : Width 18mils and Space 25mils (27.4Ohms)  
COMP1, COMP3 layout : Width 4mils and Space 25mils (55Ohms)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552
Date:	Friday, May 16, 2008	Sheet	5	of	50





- DVT CANTIGA GM: SA00001P930  
(S IC EB88CTGM QR32 B0 FCBGA 1329 MCH GM)
- PVT CANTIGA GM: SA00002JT10  
(S IC AC88CTGM QT62 B2 FCBGA 1329 GMCH GM)
- PVT2 CANTIGA GM: SA00002JT50  
(S IC AC88CTGM QU36 B3 FCBGA 1329 GMCH GM)
- Pre-MP CANTIGA GM: SA00002JTB0  
(S IC AC82GM45 SLB94 B3 FCBGA1329 GM ABOI)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552
				Date	Friday, May 16, 2008
				Sheet	7 of 50




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				401552	
Date: Friday, May 16, 2008				Sheet	8 of 50




14 DDRA\_SDQ[0..63] < DDRA\_SDQ[0..63]  
14 DDRA\_SDM[0..7] < DDRA\_SDM[0..7]  
14 DDRA\_SMA[0..14] < DDRA\_SMA[0..14]

15 DDRB\_SDQ[0..63] < DDRB\_SDQ[0..63]  
15 DDRB\_SDM[0..7] < DDRB\_SDM[0..7]  
15 DDRB\_SMA[0..14] < DDRB\_SMA[0..14]



CANTIGA ES\_FCBGA1329  
UMAGM@



CANTIGA ES\_FCBGA1329  
UMAGM@








DVT CANTIGA GM: SA00001P930  
(S IC EB88CTGM QR32 B0 FCBGA 1329 MCH GM)

PVT CANTIGA GM: SA00002JT10  
(S IC AC88CTGM QT62 B2 FCBGA 1329 GMCH GM)

PVT2 CANTIGA GM: SA00002JT50  
(S IC AC88CTGM QU36 B3 FCBGA 1329 GMCH GM)

Pre-MP CANTIGA GM: SA00002JTBO  
(S IC AC82GM45 SLB94 B3 FCBGA1329 GM ABO!)

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev C
Size B	Document Number	401552		
Date:	Friday, May 16, 2008	Sheet	9	of 50



DVT  
CANTIGA GM: SA00001P930  
(S IC EB88CTGM QR32 B0 FCBGA 1329 MCH GM)


PVT  
CANTIGA GM: SA00002JT10  
(S IC AC88CTGM QT62 B2 FCBGA 1329 GMCH GM)

PVT2  
CANTIGA GM: SA00002JT50  
(S IC AC88CTGM QU36 B3 FCBGA 1329 GMCH GM)

Pre-MP  
CANTIGA GM: SA00002JTB0  
(S IC AC82GM45 SLB94 B3 FCBGA1329 GM ABO!)


Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2007/09/20		Deciphered Date		2008/09/20		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC MB A4221							
								Size		Document Number				Rev	
								401552		401552				C	
Date:		Friday, May 16, 2008		Sheet		10		of		50					





















# DIMM1 REV H:9.2mm (BOT)







Security Classification		Compal Secret Data		Title	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Document Number	401552
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Friday, May 16, 2008	Sheet 1 of 50














10 PCIE\_MTX\_C\_GRX\_N[0..15] PCIE\_MTX\_C\_GRX\_N[0..15]  
10 PCIE\_MTX\_C\_GRX\_P[0..15] PCIE\_MTX\_C\_GRX\_P[0..15]  
10 PCIE\_GTX\_C\_MRX\_N[0..15] PCIE\_GTX\_C\_MRX\_N[0..15]  
10 PCIE\_GTX\_C\_MRX\_P[0..15] PCIE\_GTX\_C\_MRX\_P[0..15]




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	B	Document Number	401552	Rev	C
Date	Friday, May 16, 2008	Sheet	17	of	50









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401552	C
				Date: Friday, May 16, 2008	Sheet 18 of 50





# CRT Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401552	C
				Date: Friday, May 16, 2008	Sheet 50



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					401552	C
Date:				Friday, May 16, 2008	Sheet	20 of 50





Boot BIOS Strap		
PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC*



DVT ICH9-M: SA00002AN10  
(S IC NH82801IBM QP23 A2 FCBGA 676P ICH9M)

PVT ICH9-M: SA00002JH00  
(S IC AF82801IBM QT09 A3 PBG 676P ICH9M)

Pre-MP ICH9-M: SA00002JH70  
(S IC AF82801IBM SLB8Q A3 676P ICH9M ABO!)



For VGA/B

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB-A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552
Date:	Friday, May 16, 2008	Sheet	21	of	50



CMOS Settings	
Clear CMOS	SHORT
Keep CMOS	OPEN


TPM Settings	
Clear ME RTC Registers	SHORT
Keep ME RTC Registers	OPEN

Security Classification		Compal Secret Data	
Issued Date	2007/09/20	Deciphered Date	2008/09/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
Title			
SCHEMATIC MB A4221			
Size	Document Number	Rev	
	401552	C	
Date	Friday, May 16, 2008	Sheet	22 of 50


XOR Chain Entrance Strap		
ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation
1	1	Set PCIE port config bit 1

**Flash Descriptor Security Override Strap**  
**GPIO33** Low= Descriptor Security override  
High= Default\* (Internal pull-up)













21 PCI\_AD[0..31] PCI AD[0..31]

21 PCI\_CBE#[0..3] PCI CBE#[0..3]

IDSEL SELECT POWER-ON-STRAPPING  
(SEE NOTE & TABLE FOR OPTIONS)



## PCMCIA Socket



Footprint as SANTA\_130651-E\_68P\_LT-S  
DVT(JALA0)



## NOTE: IDSEL SELECTION!

THIS DEVICE UTILIZES A "SELECTABLE IDSEL" SCHEME. IDSEL CAN BE CONNECTED INTERNALLY TO ONE OF THREE PCI AD LINES OR EXTERNAL IDSEL SIGNAL.

22K TO 47K PULL-UP & PULL-DOWN RESISTORS ARE REQUIRED TO BE CONNECTED TO PINS 123 & 124 TO SELECT ONE OF THE 4 POSSIBLE IDSEL CONNECTIONS. THE TABLE BELOW SHOWS THE 4 POSSIBLE COMBINATIONS.


CONFIGURING IDSEL TO BE INTERNALLY CONNECTED ALLOWS FOR A FULL PARALLEL POWER MODE. IF AN EXTERNALLY CONNECTED IDSEL IS REQUIRED THEN AN INVERTER MUST BE CONNECTED TO VPP\_PGM TO CREATE VPP\_VCC.

VCC5# (124)	VPP_PGM (123)	IDSEL SELECT
DOWN	DOWN	AD18
DOWN	UP	AD20
UP	DOWN	AD25
UP	UP	PIN F4









22K TO 47K PULL-UPS MUST BE PLACED ON INTA#, PME#, SERIRQ# & CLKRUN#.





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	401552
				Date:	Friday, May 16, 2008






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/12/25	Deciphered Date	2007/12/25	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552
				Date	Friday, May 16, 2008
				Sheet	28 of 50

## For Wireless LAN


LOWER SLOT(SAME AS JAL90)




Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)

## For Robson2

UPPER SLOT(SAME AS JAL90)




## To USB/B Connector





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552
				Date	Friday, May 16, 2008
				Sheet	of 50







### SATA HDD Conn.




### SATA ODD Conn.




### Bluetooth Conn.




### Finger Print Conn.



### USB CONN. (Stack-up Type)








Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401552	C
				Date: Friday, May 16, 2008	Sheet 30 of 50







Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB-A4221	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev C
					401552	
Date: Friday, May 16, 2008				Sheet	31	of 50

2MB : SA00001I700 (MXIC, S IC FL 16MBIT MX25L1605AM2C-12G S08 ROM, 85MHz)  
2MB : SA00001O200 (WINBOND, S IC FL 32MBIT W25X32VSSIG SOIC 8P 3.3V, 75MHz)



	KSO0
KSI1	PRESENTATION
KSI2	Program_BTN#
KSI3	EMAIL_BTN#
KSI4	IE_BTN#
KSI5	E-KEY_BTN#
KSI6	SYNC
KSI7	LOCK



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>401552</b>
				Rev C
				Date: Friday, May 16, 2008 Sheet 32 of 50

ON/OFF switch




Diagram illustrating the JMDC1 connector for MDC Rev1.5. The connector is shown with pins 1 through 16. The pins are labeled as follows:

- 1: HDA\_SDO, MDC
- 2: HDA\_SYNC, MDC
- 3: HDA\_SDI, MDC
- 4: HDA\_RST, MDC
- 5: HDA\_SDO, MDC
- 6: HDA\_SYNC, MDC
- 7: HDA\_SDI, MDC
- 8: HDA\_RST, MDC
- 9: HDA\_SDO, MDC
- 10: HDA\_SYNC, MDC
- 11: HDA\_SDI, MDC
- 12: HDA\_RST, MDC
- 13: GND
- 14: GND
- 15: GND
- 16: GND

The diagram also shows a 20mil trace width, a 0.0402\_5% resistor (R276), a 0.0402\_5% resistor (R277), a 0.0402\_5% resistor (R280), and a 22P\_0402\_50V8J capacitor (C354). The diagram is labeled "Connector for MDC Rev1.5" and "For EMI".

The image displays three circuit diagrams for the Power Management IC (PMIC) of the NVIDIA Tegra 114, showing the internal structure and connections for the South Bridge, VCCP+1.05VS, and ATI/NV blocks.

**Top Diagram: South Bridge and VCCP+1.05VS**


- South Bridge:** The input VR\_ON (pin 31,46) is connected to the CH751H-40PT\_SOD323-2 (D14) diode. The output of the diode is connected to the R257 (180K\_0402\_5%) resistor, which is connected to the SN74LVC14APWLE\_TSSOP14 (U19A) inverter. The output of U19A is connected to the SN74LVC14APWLE\_TSSOP14 (U19B) inverter, which drives the EC\_PWROK (pin 23,31) signal.
- VCCP+1.05VS:** The input SUSP# (pin 15) is connected to the R668 (10K\_0402\_1%) resistor, which is connected to the SN74LVC14APWLE\_TSSOP14 (U19C) inverter. The output of U19C is connected to the SN74LVC14APWLE\_TSSOP14 (U19D) inverter, which drives the VS\_ON (pin 43) signal.

**Bottom Diagram: ATI and NV Blocks**




- ATI:** The input SUSP (pin 2) is connected to the Q32 (2N7002\_SOT23) MOSFET. The output of the MOSFET is connected to the R263 (10K\_0402\_1%) resistor, which is connected to the SN74LVC14APWLE\_TSSOP14 (U19E) inverter. The output of U19E is connected to the SN74LVC14APWLE\_TSSOP14 (U19F) inverter, which drives the VGA\_ON (pin 17) signal.
- NV:** The input SUSP (pin 2) is connected to the Q33 (2N7002\_SOT23) MOSFET. The output of the MOSFET is connected to the R261 (31.6K\_0402\_1%) resistor, which is connected to the SN74LVC14APWLE\_TSSOP14 (U19E) inverter. The output of U19E is connected to the SN74LVC14APWLE\_TSSOP14 (U19F) inverter, which drives the VGA\_ON (pin 17) signal.

**Common Components and Connections:**



- Power Supply:** All three diagrams share a common +3VS power supply input.
- Resistors:** R257 (180K\_0402\_5%), R668 (10K\_0402\_1%), R263 (10K\_0402\_1%), R261 (31.6K\_0402\_1%), R260 (0.0402\_5%), R262 (10K\_0402\_1%), R264 (10K\_0402\_1%), R265 (10K\_0402\_1%), R266 (10K\_0402\_1%), R267 (10K\_0402\_1%), R268 (10K\_0402\_1%), R269 (10K\_0402\_1%), R270 (10K\_0402\_1%), R271 (10K\_0402\_1%), R272 (10K\_0402\_1%), R273 (10K\_0402\_1%), R274 (10K\_0402\_1%), R275 (10K\_0402\_1%), R276 (10K\_0402\_1%), R277 (10K\_0402\_1%), R278 (10K\_0402\_1%), R279 (10K\_0402\_1%), R280 (10K\_0402\_1%), R281 (10K\_0402\_1%), R282 (10K\_0402\_1%), R283 (10K\_0402\_1%), R284 (10K\_0402\_1%), R285 (10K\_0402\_1%), R286 (10K\_0402\_1%), R287 (10K\_0402\_1%), R288 (10K\_0402\_1%), R289 (10K\_0402\_1%), R290 (10K\_0402\_1%), R291 (10K\_0402\_1%), R292 (10K\_0402\_1%), R293 (10K\_0402\_1%), R294 (10K\_0402\_1%), R295 (10K\_0402\_1%), R296 (10K\_0402\_1%), R297 (10K\_0402\_1%), R298 (10K\_0402\_1%), R299 (10K\_0402\_1%), R300 (10K\_0402\_1%), R301 (10K\_0402\_1%), R302 (10K\_0402\_1%), R303 (10K\_0402\_1%), R304 (10K\_0402\_1%), R305 (10K\_0402\_1%), R306 (10K\_0402\_1%), R307 (10K\_0402\_1%), R308 (10K\_0402\_1%), R309 (10K\_0402\_1%), R310 (10K\_0402\_1%), R311 (10K\_0402\_1%), R312 (10K\_0402\_1%), R313 (10K\_0402\_1%), R314 (10K\_0402\_1%), R315 (10K\_0402\_1%), R316 (10K\_0402\_1%), R317 (10K\_0402\_1%), R318 (10K\_0402\_1%), R319 (10K\_0402\_1%), R320 (10K\_0402\_1%), R321 (10K\_0402\_1%), R322 (10K\_0402\_1%), R323 (10K\_0402\_1%), R324 (10K\_0402\_1%), R325 (10K\_0402\_1%), R326 (10K\_0402\_1%), R327 (10K\_0402\_1%), R328 (10K\_0402\_1%), R329 (10K\_0402\_1%), R330 (10K\_0402\_1%), R331 (10K\_0402\_1%), R332 (10K\_0402\_1%), R333 (10K\_0402\_1%), R334 (10K\_0402\_1%), R335 (10K\_0402\_1%), R336 (10K\_0402\_1%), R337 (10K\_0402\_1%), R338 (10K\_0402\_1%), R339 (10K\_0402\_1%), R340 (10K\_0402\_1%), R341 (10K\_0402\_1%), R342 (10K\_0402\_1%), R343 (10K\_0402\_1%), R344 (10K\_0402\_1%), R345 (10K\_0402\_1%), R346 (10K\_0402\_1%), R347 (10K\_0402\_1%), R348 (10K\_0402\_1%), R349 (10K\_0402\_1%), R350 (10K\_0402\_1%), R351 (10K\_0402\_1%), R352 (10K\_0402\_1%), R353 (10K\_0402\_1%), R354 (10K\_0402\_1%), R355 (10K\_0402\_1%), R356 (10K\_0402\_1%), R357 (10K\_0402\_1%), R358 (10K\_0402\_1%), R359 (10K\_0402\_1%), R360 (10K\_0402\_1%), R361 (10K\_0402\_1%), R362 (10K\_0402\_1%), R363 (10K\_0402\_1%), R364 (10K\_0402\_1%), R365 (10K\_0402\_1%), R366 (10K\_0402\_1%), R367 (10K\_0402\_1%), R368 (10K\_0402\_1%), R369 (10K\_0402\_1%), R370 (10K\_0402\_1%), R371 (10K\_0402\_1%), R372 (10K\_0402\_1%), R373 (10K\_0402\_1%), R374 (10K\_0402\_1%), R375 (10K\_0402\_1%), R376 (10K\_0402\_1%), R377 (10K\_0402\_1%), R378 (10K\_0402\_1%), R379 (10K\_0402\_1%), R380 (10K\_0402\_1%), R381 (10K\_0402\_1%), R382 (10K\_0402\_1%), R383 (10K\_0402\_1%), R384 (10K\_0402\_1%), R385 (10K\_0402\_1%), R386 (10K\_0402\_1%), R387 (10K\_0402\_1%), R388 (10K\_0402\_1%), R389 (10K\_0402\_1%), R390 (10K\_0402\_1%), R391 (10K\_0402\_1%), R392 (10K\_0402\_1%), R393 (10K\_0402\_1%), R394 (10K\_0402\_1%), R395 (10K\_0402\_1%), R396 (10K\_0402\_1%), R397 (10K\_0402\_1%), R398 (10K\_0402\_1%), R399 (10K\_0402\_1%), R400 (10K\_0402\_1%), R401 (10K\_0402\_1%), R402 (10K\_0402\_1%), R403 (10K\_0402\_1%), R404 (10K\_0402\_1%), R405 (10K\_0402\_1%), R406 (10K\_0402\_1%), R407 (10K\_0402\_1%), R408 (10K\_0402\_1%), R409 (10K\_0402\_1%), R410 (10K\_0402\_1%), R411 (10K\_0402\_1%), R412 (10K\_0402\_1%), R413 (10K\_0402\_1%), R414 (10K\_0402\_1%), R415 (10K\_0402\_1%), R416 (10K\_0402\_1%), R417 (10K\_0402\_1%), R418 (10K\_0402\_1%), R419 (10K\_0402\_1%), R420 (10K\_0402\_1%), R421 (10K\_0402\_1%), R422 (10K\_0402\_1%), R423 (10K\_0402\_1%), R424 (10K\_0402\_1%), R425 (10K\_0402\_1%), R426 (10K\_0402\_1%), R427 (10K\_0402\_1%), R428 (10K\_0402\_1%), R429 (10K\_0402\_1%), R430 (10K\_0402\_1%), R431 (10K\_0402\_1%), R432 (10K\_0402\_1%), R433 (10K\_0402\_1%), R434 (10K\_0402\_1%), R435 (10K\_0402\_1%), R436 (10K\_0402\_1%), R437 (10K\_0402\_1%), R438 (10K\_0402\_1%), R439 (10K\_0402\_1%), R440 (10K\_0402\_1%), R441 (10K\_0402\_1%), R442 (10K\_0402\_1%), R443 (10K\_0402\_1%), R444 (10K\_0402\_1%), R445 (10K\_0402\_1%), R446 (10K\_0402\_1%), R447 (10K\_0402\_1%), R448 (10K\_0402\_1%), R449 (10K\_0402\_1%), R450 (10K\_0402\_1%), R451 (10K\_0402\_1%), R452 (10K\_0402\_1%), R453 (10K\_0402\_1%), R454 (10K\_0402\_1%), R455 (10K\_0402\_1%), R456 (10K\_0402\_1%), R457 (10K\_0402\_1%), R458 (10K\_0402\_1%), R459 (10K\_0402\_1%), R460 (10K\_0402\_1%), R461 (10K\_0402\_1%), R462 (10K\_0402\_1%), R463 (




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				401552	
				Friday, May 16, 2008	Sheet 30 of 50




Sense Pin	Impedance	Codec Signals
SENSE A	39.2K	PORT-A (PIN 39, 41)
	20K	PORT-B (PIN 21, 22)
	10K	PORT-C (PIN 23, 24)
	5.1K	PORT-D (PIN 35, 36)
SENSE B	39.2K	PORT-E (PIN 14, 15)
	20K	PORT-F (PIN 16, 17)
	10K	PORT-G (PIN 43, 44)
	5.1K	PORT-H (PIN 45, 46)






### Int. Speaker Conn.






### For Docking




### For Docking



### For Docking




### LINE Out/HP Out JACK




### Change part

### LINE-IN JACK





### MIC JACK




Security Classification		Compal Secret Data		Title	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Document Number	401552
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Friday, May 16, 2008
				Sheet	of 50

Compal Electronics, Inc.  
SCHEMATIC MB A4221  
Date: Friday, May 16, 2008  
Sheet of 50

FAN1 Conn



EMI



ADD\_DVT(JALA0)

EMI













ADD\_PVT(JALA0)



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	Document Number	Rev
				B	401552	C
				Date:	Friday, May 16, 2008	Sheet 36 of 50









Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552	Rev C
				Date	Friday, May 16, 2008	Sheet 50





Place at HW side




# SP02000EF00



Vin Dectector			
	Min.	Typ	Max.
H-->L	16.976V	17.525V	17.728V
L-->H	17.430V	17.901V	18.384V





PH1 under CPU botten side :  
CPU thermal protection at 96 degree C  
Recovery at 60 degree C



PH2 near main Battery CONN :  
BAT. thermal protection at 79 degree C  
Recovery at 47 degree C


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552
				Date:	Friday, May 16, 2008
				Sheet	40 of 50
				Rev	C





**CP Point Setting**  
CP point=ladder\*85%  
90W adapter  
 $V_{acset}=3.3 \cdot (100K/(64.9K+100K))=2.001V$   
 $CP\ Point=(V_{acset}/V_{vdac}) \cdot (0.1/PR56)=4.04A$   
65W adapter  $R=(100K \cdot 100K)/(100K+100K)=50K$   
 $V_{acset}=3.3 \cdot (50K/(50K+64.9K))=1.436V$   
 $CP\ POINT=(1.436V/3.3V) \cdot (0.1/0.015)=2.901A$



Input OVP : 22.3V  
Input UVP : 17.26V  
Fsw : 300KHz  
LI-4S : 18.0V---BATT-OVP=2.001V  
BATT-OVP=0.1112\*VMB  
LI-3S : 13.5V---BATT-OVP=1.5012V  
BATT-OVP=0.1112\*VMB  
Per cell=3.5V



Charger ADJ	Calibrate#	PR78	PR84
4.0V	L	@	@
4.1V	L	887K	221K
4.2V	H	@	@


Security Classification		Compal Secret Data	
Issued Date	2007/09/20	Deciphered Date	2008/09/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


**Icharge Setting**  
For 2200mA,  $I_{charge}=0.8C=0.8 \cdot 2.2=3.52A$   
For 2400mA,  $I_{charge}=0.8C=0.8 \cdot 2.4=3.84A$   
 $I_{charge}=(V_{acset}/V_{dac}) \cdot (0.1/PR62)$   
 $IREF \cdot (100K/(100K+17.4K)/3.3) \cdot (0.1/0.02)=I_{charge}$   
**IREF=0.77448\*Icharge**



Compal Electronics, Inc.			
SCHEMATIC MB A4221			
Document Number	401552	Rev	C
Date:	Friday, May 16, 2008	Sheet	42 of 50








$V_{FB}=0.75V$   
 $V_o=V_{FB} \cdot (1+PR87/PR88)=0.75 \cdot (1+10K/10K)=1.5V$   
 $Ton=19 \cdot e^{-12 \cdot 143000 \cdot ((2/3) \cdot V_o+100mV)/19}+50ns$   
 $=2.645e-7 \text{ us}$   
 $=>V_o/Vin=D=Ton/Ts \Rightarrow Ts=3.35us$   
 $Fsw=298KHz$

$Cout \text{ ESR}=15m \text{ ohm}$   
 $I_{peak}=4.71A, I_{max}=3.297A, I_{ocp}=5.652A$   
 $\Delta I=((19-1.5) \cdot (1.5/19))/(L \cdot Fsw)=2.107A$   
 $=>1/2 \Delta I=1.053A$   
 $V_{trip}=R_{trip} \cdot I_{ocp}=17.8K \cdot 10uA=0.178V$   
 $I_{ocpmin}=V_{trip}/R_{dsonmax} \cdot 1.2+1.053A$   
 $=0.178/(0.027 \cdot 1.2)+1.053=5.493A+1.053A=6.546A$   
 $I_{ocpmax}=(0.178/(0.021 \cdot 1.1))+1.053A=7.705A+1.053A$   
 $=8.758A$   
 $I_{ocp}=6.546A-8.758A$

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401552
				Rev C
				Date: Friday, May 16, 2008
				Sheet 44 of 50



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552
				Date:	Friday, May 16, 2008
				Sheet	45 of 50
				Rev	C



## Version change list (P.I.R. List)

Page 1 of 2  
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Delete PD1.	Because we can cost down and DOCK_B+ has another one.	0.1	39	1 Delete PD1 SCSB540C080 (S SCH DIO B540C-13-F SMC)	20071108	EVT
2	3/5V exit on battery mode shutdown.	To prevent 3/5V exit on battery mode shutdown.	0.2	41	Add SC100001K00 (S DIO 1SS355 SOD323 T/R-5K	20071221	DVT
3	PD11 has over temp. issue.	Because PD11 has over temperature issue in JAQ60, we change it to a 10A diode.	0.2	39	Change PD11 from SCSB540C080 to SCS00002F00 .	20071221	DVT
4	Add snubber in 3/5V by EMI request.	Add snubber in 3/5V by EMI request.	0.2	41	Add PR36 and PR39 to SD001470B80	20071221	DVT
5	Down size.	Down size. by sourcer request.	0.2	46	Change PC136 from SE025821K80 to SE000003W00	20071221	DVT
6	Down size.	Down size. by sourcer request.	0.2	46	Change PC120 and PC129 from SE024681J80 to SE074681K80	20071221	DVT
7	Down size.	Down size. by sourcer request.	0.2	43	Change PC72 and PC74 from SE068102J80 to SE074102K80	20071221	DVT
8	2nd source trial run TI controller.	2nd source trial run TI controller.	0.2	41	Add PC143 SE080105K80	20071221	DVT
9	Add snubber in 3/5V by EMI request.	Add snubber in 3/5V by EMI request.	0.2	41	Add PC33 and PC34 SE074681K80	20071221	DVT
10	To meet Jeta SPEC.	To meet Jeta SPEC.	0.2	42	Add PC144 SE074102K80	20071221	DVT
12	Add EMI solution.	Add 3/5V boost resistor.	0.3	41	Add PR37, PR40 SD013220B80 (S RES 1/10W 2.2 +-5% 0603)	20080102	DVT
13	Add EMI solution.	Add charger boost resistor.	0.3	42	Add PR61 SD013220B80 (S RES 1/10W 2.2 +-5% 0603)	20080102	DVT
14	Add EMI solution.	Add charger snubber.	0.3	42	Add PR64 SD001470B80(S RES 1/4W 4.7 +-5% 1206) Add PC55 SE074681K80(S CER CAP 680P 50V K X7R 0402 )	20080102	DVT
15	Add EMI solution.	Add 1.05V/1.8V boost resistor.	0.3	43	Add PR106, PR109 SD013220B80 (S RES 1/10W 2.2 +-5% 0603)	20080102	DVT
16	Add EMI solution.	Add 1.05V snubber.	0.3	43	Add PR104 SD001470B80(S RES 1/4W 4.7 +-5% 1206) Add PC83 SE074681K80(S CER CAP 680P 50V K X7R 0402 )	20080102	DVT
17	Add EMI solution.	Add 1.8V snubber.	0.3	43	Add PR108 SD001470B80(S RES 1/4W 4.7 +-5% 1206) Add PC89 SE074681K80(S CER CAP 680P 50V K X7R 0402 )	20080102	DVT
18	Add EMI solution.	Add CPU boost resistor.	0.3	46	Add PR138, PR152 SD013220B80 (S RES 1/10W 2.2 +-5% 0603)	20080102	DVT
19	Add EMI solution.	Add 3/5V input capacitor filter..	0.3	41	Add PC159, PC160, PC161, PC162 SE074471K80(S CER CAP 470P 50V K X7R 0402)	20080102	DVT
20	Add EMI solution.	Add 3/5V input beat	0.3	41	Add PL12, PL13 SM010016410(S SUPPRE_ KC FBMA-L11-322513-151LMA50T)	20080102	DVT
21							
22							
23							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401552
				Date:	Friday, May 16, 2008
				Sheet	47 of 50





PHASE	PAGE	MODIFICATION LIST	PURPOSE
DVT	P.31	C286 change from 3.3U as 4.7U	Stable KB926 internal +1.8V regulator , ENE suggestion value
	P.32	JP6 pin define reverse	NA
	P.32	Change SW3 & SW4 type	NA
	P.32	U15 change from 1MB as 2MB capacity SPI ROM	Add Finger print code
	P.33	R261 change from 10K as 31.6K	Fix ATI MXM sku can't power on for battery mode issue
	P.33	C334 change from 0.1U as 1U	Fix nVIDIA MXM sku power on issue
	P.34	Delete Internal(Digital) MIC reserved circuit	NA
	P.34	Change R574 (0 ohm) as L59 (MBC1608121YZF)	For EMI
	P.34	Add R660 to connect HDA_GPIO3 with DOCKIN#	For docking spdif feature enable
	P.34	Change R574 (0 ohm) as L59 (MBC1608121YZF)	For EMI
	P.35	R559 / R560 change from 47 ohm as 75 ohm	For Audio precision FSOV
	P.35	R561 / R562 / R566 / R571 change from 75 ohm as 1K ohm	For ESD , Realtek suggestion value
	P.36	Add C601 , C602 , C603 (330P) on +5VALW	For EMI
	P.37	R283 change from 100K to 10K	NA
	P.37	R206 , Q20 stuff	For +1.8V discharge
	P.38	Add switch to enable/disable EC_DOCKIN#_S0 for HDMI SMBUS	NA
	P.38	Update JDOCK1 footprint	NA
PVT1	P.16	Change C308 / C311 (33P) as 27P	For RTC accuracy
	P.23	Use 4MB SPI ROM	For Kinabalu_High & Kinabalu_Low
	P.23	Add test point T32 / T33 / T34 / T35	Reserved for PCIE(X1) port 1
	P.25	Change U35 as SA000026P10(OZ2210GN-B1)	For B1 version
	P.27	Change U23 as SA000025P20(BCM5764MKMLG P20)	For B0 version
	P.27	Reserved R673 , R674 (0 ohm)	For Lan SMBUS
	P.27	Reserved Lan GPIO0(LAN_ALERT#) / LAN_ALERT#_EC / R675 , R676 , R677 to EC	For Lan ASF workaround
	P.27	U23 Pin17 / Pin5 / Pin55 connect to U23 Pin18 for power +Lan_VDDIO_1.2	U23 Pin18 is power source +Lan_VDDIO_1.2 for U23 Pin17 / Pin5 / Pin55
	P.27	U23 Pin38 / Pin52 NC	NA
	P.29	Change JMINI1 for Robson2 , chnage JMINI2 for Wireless	NA
	P.31	Add LAN_ALERT#_EC & EC_ACIN for EC	Reserved for ASF workrund & Nvidia MXM power saving
	P.33	Add R668(10K) & reserved R263(10K)	Fine tune +1.05VS timing for UMA boot display flash
	P.34	Change U36 as ALC268-VB1-GR(SA00001GD10)	Version upgrade
	P.34	Stuff R659 & un-stuff R660	For SPDIF feature on docking
	P.36	Add C604 , C605 (820P_0402)	For EMI
	P.50	Chipset change as GM(SA00002JT10) / PM(SA00002JJ00) / ICH9M(SA00002JH00)	Version upgrade
PVT2	P.27	Update U23 CIS symbol	U23 Pin38 , 52 can't be changed as NC
	P.34	Add D34 , R678	For ACER docking SPDIF feature (No SPDIF on board)
	P.38	Update JDOCK1 CIS symbol	Docking connector modify (add boss x 2) for DFX
	P.35	Delete D2 , D4 (Int SPK ESD diode)	NA
	P.34	Delete D9 (Int MIC ESD diode)	NA
	P.35	Add C609 , C610 (330P_0603) on Right SPK	For EMI
	P.34	Add C608 (330P_0603) on Int MIC	For EMI
	P.08	Add Test point (T39 , T40 , T41 , T42)	Add Management Engine JTAG pins
	P.27	Add C612 , C614 (0.1u_0402) for +LAN_AVDD	For lower 1000Base-T Comm-Mode O/P Voltage < 50mV
	P.27	Add C615 , C616 , C617 (0.1u_0402) for +LAN_AVDDL	For lower 1000Base-T Comm-Mode O/P Voltage < 50mV
	P.08	Add U41, R679 , R680 , R681 , R682 , R683 , R684 , R685 , T43	Reserved for Management Engine JTAG debug
	P.07	Chipset change as GM(SA00002JT50) / PM(SA00002JJ50)	Version upgrade
	P.20 , P.31	Add EC_DVI_DET , EC_GPIOB , EC_GPIOC , R687 , R688 , R691	Reserved for DVI detect delay control (by EC)
MP	P.24	R73 , R148 change from 10_0402 to 100_0402 C128 , C204 change from 0.1U_0402 to 1U_0402	For USB issue on ICH9M A3 stepping
	P.34 , P.35	C608 , C609 , C610 change from 330P_0603 to 330P_0402	For 330P_0402 is standard part
	P.31	Change R248 as 33K	Board ID upgrade
	P.30	Add R692 / R693 (0_0603)	Reserved S3 power rail for check finger print sensor S3 resume too slow

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A421
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				401552	Rev C
				Date:	Friday, May 16, 2008
				Sheet	49 of 50

PHASE	PAGE	MODIFICATION LIST	PURPOSE
	P.20	Add D35	Reserved for HDMI_HPD
	P.30	Add R694 / R695 (0_0603)	Reserved for check
	P.27	Delete C612 , C614 , C615 , C616 , C617 (0.1u_0402)	No need
	P.16	Stuff R689 / R690	Reserved for LAN power saving
	P.35	R559 , R560 change from 75 to 54.9 ohm	For FSOV between 420mv~480mv
		Chipset change as GM(SA00002JTB0) / PM(SA00002JJA0) / ICH9M(SA00002JH70)	Version upgrade
	P.32	R291 , R294 change from 300_0402_5% to 150_0402_5%	For ACER Hank's request to fine tune brighter
	P.20	R84 , R85 , R86 , R91 change from 2K_0402_5% to 4.7K_0402_5%	For UMA DVI/HDMI monitor P193WA (x) detect issue (On JAL90)

PCB



PCB 047 LA-4221P REV1 M/B

LA4221MB Rev0: DA600007R00  
LA4221MB Rev1: DA600007R10  
LA4221MB with Sub/B Rev1: DAZ04800100

IC



CANTIGA ES\_FCBGA1329

DVT CANTIGA PM: SA00001ZO30 (S IC EB88CTPM QR34 B0 FCBGA 1329 ES)  
PVT CANTIGA PM: SA00002JJ00 (S IC AC88CTPM QT78 B2 FCBGA 1329 PM)  
PVT2 CANTIGA PM: SA00002JJ50 (S IC AC88CTPM QU38 B3 FCBGA 1329 PM)  
Pre-MP CANTIGA PM: SA00002JJA0 (S IC AC82PM45 SLB97 B3 FCBGA1329 PM ABO!)



CANTIGA ES\_FCBGA1329

DVT(Check\_TBD) CANTIGA GL: SA000023Z00 (S IC CANTIGA ES FCBGA 1329 MCH GL)

DC Cable



DC Cable (65W)  
@ PVT(54 Rank)

DC301003R00(CONN SET 048 DCJACK-MB 2DW-G756-I50 65W)



DC Cable (90W)  
@ PVT(54 Rank)

DC301003S00(CONN SET 048 DCJACK-MB 2DW-G756-I49 90W)



ICH9-M ES\_FCBGA676


ICH9-M: SA00002G120  
(S IC AF82801IEM QT10 A3 PBGA 676P ICH9M)




W25X16-VSSIG\_S08

MP Winbond: SA00001KN00  
(S IC FL 16MBIT W25X16-VSSIG SOIC 8P)

For Discrete



DVT(Check)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC MB A4221
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				401552	Rev C
Date: Friday, May 16, 2008				Sheet	50 of 50